Logic Synthesis of RTL | Synopsys Design Compiler | Synopsys DC | dc_shell | DC Tutorial
11:16
Logic Synthesis of RTL | Synopsys Design Compiler | Synopsys DC | dc_shell | DC Tutorial
43.6K viewsOct 28, 2018
YouTubeTeam VLSI
Logic Synthesis using Yosys
7:34
Logic Synthesis using Yosys
18.8K viewsMar 19, 2025
YouTubeNPTEL-NOC IITM
Logic Synthesis and Physical Synthesis || VLSI Physical Design
34:26
Logic Synthesis and Physical Synthesis || VLSI Physical Design
11.9K viewsMay 4, 2024
YouTubeEmpowering PHYSICAL DESIGN🤩
Logic Synthesis in Design Compiler | GUI Mode | RTL-to-GDSII flow| design_vision tutorial
11:24
Logic Synthesis in Design Compiler | GUI Mode | RTL-to-GDSII flow| design_vision tutorial
12.4K viewsOct 28, 2018
YouTubeTeam VLSI
Lecture 57: Open-Source tool- YOSYS
31:29
Lecture 57: Open-Source tool- YOSYS
8.4K viewsApr 4, 2024
YouTubeIIT Roorkee July 2018
Logic Optimization using Yosys
14:47
Logic Optimization using Yosys
9.5K viewsMar 19, 2025
YouTubeNPTEL-NOC IITM
Logic Synthesis flow | RTL Synthesis flow | RTL2GDS | Design Compiler (DC) tutorial
16:38
Logic Synthesis flow | RTL Synthesis flow | RTL2GDS | Design Compiler (DC) tutorial
37.1K viewsOct 28, 2018
YouTubeTeam VLSI
47:12
Logic synthesis tutorial with Cadence Genus
1.5K views4 months ago
YouTubeProf Pagliarini
10:25
What is Logic Synthesis?
22K viewsMay 16, 2019
YouTubeCadence Design Systems
17:26
Logic synthesis tutorial with Cadence Genus [part 2]
592 views3 months ago
YouTubeProf Pagliarini
See more
Static thumbnail place holder

Short videos

Static thumbnail place holder